Abstract-Fault Current Limiters (FCLs) are one of the main solutions to upcoming challenges in microgrid protection. Regarding the high penetration of distributed generations (DGs) in future power system, designing cheap and effective FCL is a necessity. The present study addresses this issue by proposing an embedded FCL operating based on modifying the secondary control of four-wire DG. As this method is presented for a four-wire system, besides very low implementing cost, it has independency and flexibility to only limit the current of DG faulted phase. This study also provides real-time simulation results by OPAL-RT to compare the proposed method with a virtual-impedance-based FCL to validate its effectiveness. Finally, experimental results are presented to validate the effectiveness of the proposed FCL.
I. INTRODUCTION
URING the recent decades, different types of Fault Current Limiters (FCLs) including passive FCL (PFCL), superconducting FCL (SFCL), solid state FCL (SSFCL), and controlled-based FCL have been proposed [1] . PFCLs use passive elements to limit the fault current. Although it is the cheapest and simplest type of FCL, the voltage drop during the normal condition is the main drawback of this approach. SFCLs are classified into resistive and inductive types. Both types have the advantages of low power loss during the normal conditions and fast response. Whereas, high weight/size, requiring of an advanced cooling system, and high cost are their main drawbacks [2] . With the recent advances in the semiconductor technology, implementing the SSFCL has become more realistic and cost-efficient [3] . SSFCL have fast response and low weight/size; however it has high commutation and on-state losses [4] . Recently, wide bandgap power switches, which are mostly constructed based on Silicon Carbide (SiC) and Gallium Nitride (GaN) materials, have been developed and commercialized [5] . These devices have characteristics such as, low on-state loss, low thermal loss, high frequency, and high voltage capability. Thanks to these properties, wind band gap devices are a promising solution to address high loss of the SSFCL. In addition to these external FCLs, virtual impedance (VI)-based FCL had been proposed as a cost-efficient and low power loss solution to reduce fault current [6] . In this method, the VI is set to zero when the peak current is lower than its threshold and increases to a positive non-zero value when the peak current is larger than its threshold. However, due to no usage of any filters for current if a high level of current harmonics exists in the grid, the peak value of current is not a constant anymore. As a consequence, VI oscillates between zero and non-zero values, which results in loss of controlling. Furthermore, fixed value of maximum VI for all fault conditions, which is chosen in [6] , leads to the same behavior. Because VI fluctuates between a zero and nonzero value when the required VI is lower than selected maximum values. The objective of this study, which is an extension of the work proposed in [7] , is addressing the aforementioned problems of VI-based FCL. To this end, a secondary control-based FCL is presented to limit the fault current to twice its nominal value for a four-wire three-phase DG working in the Voltage-Control Mode (VCM). The proposed FCL has a fast response and low implementation cost. The real-time simulation results as well as experimental results are presented to validate the efficiency of the proposed method over the VI-FCL. In low-voltage microgrids, the three-phase four-wire system is a commonly used topology to support single-phase and unbalanced loads by building a path for the zero-sequence current of the loads. The three-leg inverter with split dc-link capacitors is one of the most widely used configuration where the midpoint of the dc-link is connected to a neutral point [8] . It must be noted that, four leg inverters can be used with the same purpose. In the islanded operation mode of the microgrid, at least one DG has to operate in the VCM to control both voltage and frequency.
Each VCM Voltage Source inverter (VCM-VSI) control system composes of a primary, secondary, and tertiary control. In the primary level, the droop control and virtual impedance is utilized to regulate the power sharing as well as stabilizing the voltage and frequency. In a VCM-VSI, the generated voltage reference is fed into inner control loops consisting of outer voltage loop and inner current loop to regulate the capacitor voltage.
In the steady state, voltage and frequency may deviate from their nominal values. In this case, the secondary control could be used to restore the voltage and frequency to their nominal values. In the secondary control level, proportional integral (PI) controllers are applied to generate proper control signals to be followed by droop controllers and restore both frequency and voltage to their nominal values. The related equations are as follows [9] , and as well as denote the actual frequency, reference frequency, actual voltage, reference voltage, and the parameters of PI controllers, respectively. Once these correction values of voltage and frequency are obtained, these signal values are sent to the primary control of each DG units.
III. PROPOSED METHOD
As mentioned before, the secondary control is used to manipulate voltage and frequency references to restore voltage and frequency, respectively. However, under faulty conditions a high compensation term has to be added to the voltage reference to approach output voltage to its nominal value. This approach results in the injection of a large current to the grid. Hence, the secondary control must be modified to avoid damage to the VCM-VSI.
The model of a simple microgrid that composes of a VCM DG, connected to a constant load is shown in Fig. 1 (a) . For a fault happening between the VCM-VSI and PCC, the equivalent model of microgrid from the VCM-VSI perspective is presented in Fig. 1 (b) . 
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Virtual impedance According to this Figure, the output current amplitude of VCM-VSI can be calculated as follows: 3 where, Z v , Z filter , Z L11 , and Z g are VI, filter impedance, line impedance from DG to ground fault, and ground impedance, respectively. According to (3), the output current can be limited by reducing the reference voltage or increasing the VI. However, applying VI will convey current transient or current harmonics to voltage reference and it exerts disturbance to the grid in the first couple of cycles. In addition, determination of optimum VI for all fault locations and different fault impedances is not easy. Finally, it is necessary to determine an appropriate current threshold for the activation of VI during the fault. On the other hand, the modified secondary control has numerous advantages including simplicity in obtaining optimum value of the secondary voltage value during the faulty condition, robustness against the disturbance in current signal, and fast time response in comparison with VI method.
A. Fault current limiter strategy
According to the traditional secondary control operation, if a current limiting threshold is not applied during the faulty conditions, a high amount of voltage amplitude is added to voltage reference of VCM-VSIs to keep microgrid voltage within an accepted level. This would lead to current considerable increase in the VSI output current. On the other hand, a converter-based DG has to protect itself from being damaged by limiting its output current. In order to have the capability of limiting fault current, this study presents a multifunctional secondary control that has two objectives: keeping the voltage amplitude at its nominal value during the normal operation and limiting output current of VCM-VSI to twice its nominal value. In the normal conditions, each voltage and frequency errors is passed through slow PI controllers to generate voltage and frequency compensation references, respectively. As it is shown in Fig. 2 , where sf in PI sf is abbreviation of Secondary for Fault, this is val id while the current amplitude is below a definite threshold, Thresholda. However, once the current amplitude is above Thresholda, the objective of secondary control is changed from keeping voltage to its reference to keeping VCM-VSI current to twice its nominal current by reducing voltage reference. In the faulty condition, the amplitude of each phase is calculated by an Adaptive Moving Average Filter-based Phase Locked Loop (AMAF-PLL). As shown in Fig. 3 , the single-phase AMAF-PLL utilizes a first-order all pass filter (APF), APF(s)=(ωg-s)/(ω g +s), to generate a fictitious orthogonal signal. Although, APF has several benefits such fast dynamic response and low computation burden, it has no harmonic filtering ability. To deal with this issue, a MAF, which has high harmonic filtering, is used to provide a smooth dc signal in d and q frames [10] . The MAF is a rectangular window filter with the windows length of Tω and can be described in the s-domain as:
From (4), it can be conceived that a wide window length results in a slow transient response. By substituting s=jω, and performing some mathematical simplification, the magnitude and phase expression of MAF can be written as:
According to (5) , in the zero frequency, the MAF gain is unity and for the frequencies equals to n/Tω, the gain is zero. The characteristics of MAF for two different window lengths are visualized in Fig. 4 . As it can be seen, for T ω =0.01 s, all integer multiples of 100 Hz would be blocked by MAF. When the grid distortion pattern is unknown, it is recommended to consider T ω =0.02 s to eliminate the dc offset as well as all harmonics. It is reported that the MAF-PLL with Tω=0.02 s has a slow dynamic response [10] . This would result in delay in operation of the proposed FCL for the first couple of cycles. To address this issue, when the amplitude of current regarding all harmonic is above the Thresholdb, this value is considered as current amplitude to improve transient response at the expense of low harmonic filtering. This idea is implemented and visualized in Fig. 3 and 5, respectively. In addition to the AMAV-PLL, a saturation block with the value of 3 p.u. is used to limit the inner current loop reference. This block prevents a large inrush current in the inverter output.
B. Optimization of the proposed FCL
As shown in Figs. 2 and 3 , parameters including Thresholda, Threshold b as well as k p and k i of PI sf are unknown.
In order to find the optimum values of unknown parameters, the following optimization problem must be solved: 
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The lower bound of the Thresholda is a triggering level for activation of the proposed FLC. This value must be higher than the VCM-VSI current magnitude during the maximum possible loads in the grid. In this letter, 1.6 p.u. is chosen as the minimum value of the Threshold a . The upper bound of the Threshold a , which is equal to the lower bound of Threshold b , triggers acceleration of limiting fault current only for the first couple of cycles by measuring current amplitude regarding all current harmonics. As a result, the maximum value of Threshold a or the minimum value of the Threshold b must bechosen in such a way to avoid harmonic effects during the faulty condition. Considering current harmonic of the inverter, 2.2 p.u. is selected for the minimum value of the Threshold b . In this study, optimization problem of (6) is solved by utilizing particle swarm optimization (PSO) algorithm [11] . It must be noted that the optimization procedure must be carried out for the harshest fault condition.
IV. REAL-TIME SIMULATION RESULTS
The model of Fig. 1 is implemented in OPAL-RT with sampling time of fixed 20 μs. Other control parameters of VCM can be found in Table I .
In order to investigate the effectiveness of the proposed method, both the VI-based FCL and the proposed FCL are optimized for scenario 1. Then, those FCLs are investigated for scenario 2 and 3: Regarding the proposed method, (6) is solved for scenario1 and the best parameters are obtained by PSO algorithm: Threshold a =1.6 p.u., Threshold b = 2.236 p.u., k p = 78.19, and k i = 5000. Similarly, the optimum values of VI for scenario 1 is ZVI=24.1-j0.991.
As it can be seen in Fig. 6 (a) and (b), scenario 1 is applied at 0.1s and the voltage and current of the VSI are deviated from their nominal values to 0.2804 p.u. and 5.22 p.u, respectively. According to Fig. 6 (c) and (d), the VI-based FCL applies optimal value to limit the fault after 60 ms. However, for both scenario 2 and scenario 3, the VI-FCL has no ability to limit the output current (see Fig. 6 (e) and (f)). As it can be seen, for these two scenarios, the VI fluctuates between zero and its optimum value. This process continues until the fault is isolated.
In the proposed approach, thanks to optimum values of Thresholda and Thresholdb, the tuned PI controller adds proper additional negative values to voltage reference to limit the fault current to twice its nominal current in steady state for all considered Scenarios in around 40 ms (see Fig. 7(a),(b),(c) ). The saturation block applied at the generated current reference will limit the first peak of fault current to 3.0 p.u.. Because of this saturation block, the VSI will not experience transient inrush current, and it would be safe against any harsh condition. In addition, the proper value of threshold b helps limiting fault current to its predifined value in the shortest possible time. Similarly for the Scenario 2 and 3, the proposed FCL confines the inverter current to twice its nominal value in 45 ms (See Fig.  7 (b) and (c) ). It must be noted that since the proposed FCL is tuned for the worst condition, Scenario 1 (see Fig.7 (f) ), the proposed FCL will not cause any instability problem for other higher fault impedances.
V. EXPERIMENTAL RESULTS
To further support the effectiveness of the proposed method, some experimental results are presented in this section. The experimental setup is shown in Fig. 8 . The setup consists of a Danfoss inverter (2.2-kW inverter with an LCL filter), dSPACE1006 for control and monitoring, two resistive loads, and a nonlinear load. The setup specifications are presented in Table I . Due to experimental limitations, instead of the fault scenarios, two overcurrent scenarios are emulated.
 Scenario 1: First, the inverter is connected to a load with R load2 =230 Ω. Then a load with R load3 =115 Ω is connected to the inverter.
 Scenario 2: First, the inverter is directly connected to the load with R load2 =230 Ω, then nonlinear load including three-phase diode rectifier, a capacitor with 235μF, an inductor with 0.084 mH, and a resistance equaled to 115 Ω is added to the inverter through a line with Z line2 =0.1 Ω +1.8 mH.
These two scenarios result in overcurrent around 6 p.u., which are shown in Fig. 9 (a) and 10 (a) . In the first scenario, while the amplitude of the inverter current exceeds the Thresholda, the proposed FCL starts to operate. As it can be seen in Fig. 9 (b) , thanks to the saturation block, the first peak current of the inverter is fixed to 3 p.u. As a result, the inverter is kept safe from being damaged by transient inrush current. In addition, the inverter current approaches 2 p.u. in around 50 ms. Fig. 10 (b) shows the voltage and current of inverter for the second scenario where the inverter current has harmonics. As can be seen in this figure, the proposed FCL is kept safe from being damaged by limiting transient inrush current to 3 p.u. In addition, the inverter current approaches 2 p.u. in around 50 ms. These experimental results demonstrate that the proposed method is quite robust to the harmonics caused by the nonlinear loads. 
VI. CONCLUSION
This paper proposes a modified secondary control with two objectives of keeping voltage and frequency to their nominal. values in the normal conditions as well as limiting the fault current in faulty conditions. To evaluate the efficiency of the proposed method, two different values of fault impedances as well as connecting the nonlinear load are considered. It is shown that the VI-FCL method [6] could lose ability to limit current in some cases. However, the modified secondary control is stable through the worst possible conditions and can limit current of the VCM-VSI in less than 50 ms.. Finally, the performance of the proposed FCL is validated by experimental results in two different conditions.
